Thoughts
FPGA accelerated catppuccin theme preview image generation.
I've commented on this before, but there's I think an unfair bias against FPGA-targeted development from the perspective of the software engineer. Programmers will re-write their code in Rust for 2x performance gains but won't re-write it in Verilog for 10x performance gains. What gives?
Call it cat-run